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ABSTRACT  
   
The aim of this thesis research is the development of thin silicon heterojunction 
solar cells with high open circuit voltage (VOC). Heterojunction solar cells are higher in 
efficiency than diffused junction c-Si solar cells, and they are less vulnerable to light 
degradation. Furthermore, the low temperature processing of heterojunction cells favour a 
decrease in production costs and improve cell performance at the same time. Since about 
30 % of the module cost is a result of substrate cost, thin solar cells are of economic 
advantage than their thicker counterparts. This lead to the research for development of 
thin heterojunction solar cells. For high cell efficiencies and performance, it is important 
for cells to have a high operating voltage and VOC. Development of heterojunction cells 
with high VOC required a stable and repeatable baseline process on which further 
improvements could be made. Therefore a baseline process for heterojunction solar cells 
was developed and demonstrated as a pilot line at the Solar Power Lab at ASU. All the 
processes involved in fabrication of cells with the baseline process were optimized to 
have a stable and repeatable process. The cells produced with the baseline process were 
19-20% efficient. The baseline process was further used as a backbone to improve and 
develop thin cells with even higher VOC. The process recipe was optimized with an aim to 
explore the limits of VOC that could be achieved with this structure on a much thinner 
substrate than used for the baseline process. A record VOC greater than 760mV was 
recorded at SPL using Suns-VOC tester on a 50 microns thick heterojunction cell without 
metallization. Furthermore, VOC of 754.2 mV was measured on a 50 microns thick cell 
with metallization by National Renewable Energy Laboratory (NREL), which is a record 
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for VOC for heterojunction cells with metallization. High VOC corresponds to high cell 
efficiency and therefore, higher module voltage and power with using the same number 
of cells as compared to other c-Si solar cells.  
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CHAPTER 1 INTRODUCTION 
1.1 Solar Energy and its Context 
The global energy requirements are growing at an increasing rate, and is set to 
grow by 37% by 2040 [1].  With new technologies and advancements, the dependence on 
energy further grows with it. The increase in population is also causing an increase in 
energy consumption. Countries like China and India are projected to be the world’s 
largest energy consumer and accounting to 50% of demand growth [2], by 2030 China is 
projected to become the largest oil-consuming country [1].  
  
Figure 1 Growth in primary energy demand [2] 
It is growing at such a pace that fossil fuels won’t be enough as a primary source 
of energy in the near future. It’s been projected that the overall fuel left for energy 
production could sustain the world’s energy requirement only till 2088 [3]. 
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Figure 2 Estimated energy reserve left from fossil fuels [3] 
Because of this concern, there has been a rise in employment of alternative 
renewable energy sources to replace the conventional fossil fuels. Not only are renewable 
energy sources are inexhaustible but they also sustainable and help in mitigating carbon 
emissions. Photovoltaics among all the alternate sources of energy provides a good 
solution to the increasing needs for clean energy source because of the unlimited energy 
provided by the sun If harnessed efficiently [2].  
 
Figure 3 Evolution of regional PV installations 
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Figure 4 Growth of PV capacity world wide [4] 
There has been an increase in PV installation due to increase in technological 
advancements in PV and its decline in price due to new manufacturing techniques and 
capabilities. The price of PV modules have gone down by 500% and the price for system 
by 300% [4]. In the last ten years the average rate of PV has grown at 49% per year (fig 
4), and IEA projects that PV production will contribute to 16% of total global energy 
production by 2050 [4].  
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Figure 5 Projected growth of global PV capacity by 2050 [4] 
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1.2 Development of Solar Cells 
Silicon solar cells were first discovered in 1941 at Bell Laboratories, where they 
first demonstrated the properties of silicon to act as photovoltaic devices to produce 
energy when irradiated with light [5]. The first crystalline solar cell was developed in a 
lab at New Jersey, where p-n junction was used for conversation of sunlight to electricity 
[6]. The solar cells fabricated were 6% efficient and could deliver power at a rate of 60 
watts per square meter of the silicon surface [6]. There has been a steady growth and 
interest in the development of solar cells throughout the world ever since, and c-Si has 
been a promising technology dominating the market with over 90% market share as of 
2014 [7].  
 
 
Figure 6 Percentage of annual production of PV based on technology [7] 
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Figure 7 Record cell efficiencies over time by companies and labs around the world [8] 
 
Figure 7 shows the evolution of cells over time from different companies and labs around 
the world with their record cell efficiencies [8]. Silicon solar cell are dominating in the 
market because of abundance of silicon available for processing, and processing and 
manufacturing techniques to achieve high efficiencies at a maintained cost. And as the 
demand has increased over time the cost of production of silicon solar cells have gone 
down due to improvement in large scale manufacturing capabilities, each time the 
demand doubled there has been a 22% decline in price of PV (fig 8) [9].  
  7 
       
Figure 8 Solar PV crystalline silicon and thin-film module cost learning curve[9] 
Among c-Si solar cell technologies, 90 % of the solar cells presently produced are p-type 
diffused junction cells [10]. One of the main reasons has been its historical background 
and the technologies developed for c-Si. But the latest results shows that the cells with 
highest efficiency among c-Si belong to n-type cells, mainly IBC from Sunpower and 
HIT from Panasonic (Figure 8) [8][10].  
 
Figure 9 World market shares for different cell types [10] 
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Figure 10 Average stabilized efficiency values for Si solar cells (156x156 mm²) [10] 
Recent work and developments (Figure 9) shows the trend shifting towards n-type 
technologies due to their high efficiency over p-type and reduction in processing costs as 
compared to earlier since most of the n-type cell manufacturing processes does not 
involve high temperature processes [10]. Heterojunction solar cells have high open circuit 
voltages, high efficiencies, and low temperature coefficient [11]–[13], which makes them 
better than p type solar cells for many applications.  
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1.3 Thesis Objective 
The main objectives of this thesis was to make thin solar cells and improve cell 
performance on the same. With thin solar cells, the material requirements decrease which 
results in decrease in overall cost of production of electricity though solar. For a typical 
c-Si based solar module about 40% of the module cost is material cost [14]. Reduction in 
material used for solar modules manufacturing directly reduces the cost of electricity.   
 
The main reasons for developing thin high voltage heterojunction solar cells are:  
 
1. High open circuit voltage accounts for good passivation, and high lifetime of 
minority charge carriers [15]. This means the cell has low surface recombination 
velocity at the surfaces and less recombination sites. This helps in improving cell 
characteristics and performance. 
2. Apart from good passivation, cells with high open circuit voltage (VOC) have a 
better temperature coefficient as compared to cells with lower VOC [11]–[13]. 
Temperature coefficient of a solar cell determines how a solar cell operate outside 
the standard measuring temperature of 25°C. The dependence of temperature on 
solar cell performance is one of the most important characteristics in determining 
the output power of the cells in practical use. A higher temperature coefficient 
means than a cell will produce power at a higher temperature than a cell with 
lower temperature coefficient.   
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Figure 11 Temperature dependence of conversion efficiency for various c-Si solar cells 
[16] 
 
Figure 12 The relationship between VOC and temperature coefficient of power [16] 
 
3. Thin heterojunction solar cells utilize less material as compared to a usual solar 
cell. A thin heterojunction solar cell can be as thin as 50-70 microns compared to 
a conventional thick c-Si solar cell of 150 microns.  
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4. Heterojunction solar cells have the highest efficiencies and cell characteristics, a 
cell developed by Panasonic with 25.6% record efficiency is based on their thin 
heterojunction cell technology or knows as HIT ( thin intrinsic with 
heterojunction ) [17].   
 
All these characteristics of thin heterojunction solar cells and the reasons mentioned 
above are beneficial to the customers and to the industries, since the same number of 
modules would produce more annual output power than other c-Si solar cells with the 
same nominal output. 
 
 A pilot line for the baseline heterojunction structure needs to be developed first in 
order to achieve the goal of a high voltage thin heterojunction cell. To achieve this level 
of adaptability without affecting other process and mass production of exciting solar cells 
such as the diffused junction pilot line, it is necessary to have an independent functional 
heterojunction pilot line.  A pilot line is a small industrial system for new developing new 
processes without affecting the already established process for mass production. It is used 
to establish a process and analyse its result before the process is implemented on a large 
scale for production. Pilot lines have been industry for research and development, for 
training of personnel for a full-scale plant, and to understand the behaviour of a system 
with alterations in one or more parameters. These lines are capable of running full or part 
of a process and can be used to study and carry on different experiments to analyse 
quality, performance and other characterizations needed to optimize a process.  
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CHAPTER 2 THE STUDENT-LED PILOT LINE AT ARIZONA STATE 
UNIVERSITY’S SOLAR POWER LAB AND HETEROJUNCTION SOLAR CELL 
PROCESS  
The Solar Power Laboratory at Arizona State University has a full flow diffused 
junction silicon solar cell fabrication process running as a pilot line.  It involves a full 
developed process flow to repeatedly make diffused junction solar cells with controlled 
specifications every time. The second endeavour was to have a student-led pilot line for 
Heterojunction structured silicon solar cell, so that high voltage thin heterojunction solar 
cells can be developed and fabricated using it moving forward. The majority of the 
information presented in this thesis is the result of research completed on the student-led 
pilot line run in the Solar Power Laboratory (SPL) located at the Arizona State 
University’s Research Park in Tempe, Arizona. The development of a stable and 
repeatable pilot line or baseline process enabled the users to further research and develop 
more applications using the pilot line as base for their research.  
 The Solar Power Laboratory is equipped with all the tools required to fabricate 
heterojunction structure solar cells and tools to characterize them. There is a process 
developed for each tool and it will be explained in subsequent sections. The baseline 
heterojunction solar cell fabrication process has gone over several changes and iterations 
in each step in order to achieve at a stable and repeatable process. The whole research and 
development of the baseline process will be presented as a part of this thesis. The overall 
process starts from the wafers that are acquired from a vendor, which have been formed 
by refining of the silicon and slicing of the substrates from silicon ingots using a saw or a 
diamond wire.  
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2.1 The Overall Process for Fabrication of Heterojunction Solar Cells is 
1. Use solar grade wafers acquired from a vendor.  
2. Remove saw damage by etching in an alkaline solution, for this process potassium 
hydroxide (KOH) solution was used.  
3. Texture the wafers using another alkaline solution with mild concentration to etch 
the wafers slowly so as to create small pyramids on the surface of the wafers.  
4. Clean the surface of wafers from any organic contaminants, and other ions that 
might be present on them by performing a series of wet chemical cleans.  
5. Remove the oxide layer developed on the surface as a part of the cleans 
mentioned in step 4, and prepare a fresh clean surface for passivation.  
6. Passivate the surface of wafers using a layer of thin intrinsic amorphous silicon on 
both sides using Plasma enhanced chemical vapour deposition (PECVD).  
7. Form a junction by depositing a layer of p-type amorphous silicon on the front of 
the cell using PECVD, and n+ a-Si layer on the back for back surface field.   
8. Deposit a layer of Indium Tin Oxide (ITO) on both sides of the wafers using a 
sputter tool.  
9. Form contacts on the front and on the back using silver. It can be either printed on 
both sides using a screen printer, or sputtered on the back side while screen 
printed on the front.  
10. Low Temperature firing  
11. Characterize each cell as necessary.  
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2.2 Standard Solar Cell Based on Heterojunction Structure  
 
Figure 13 Sketch of a SHJ solar cell as first developed by Sanyo (Not to scale) [18] 
 
 
Figure 14 Front and rear view of a heterojunction cell produced at SPL 
 
Heterojunction solar cells are known as so because of the nature of the 
heterojunction formed between the crystalline-Si substrate and the amorphous-Si layers. 
Heterojunction structure was first designed in 1983 using stacked a-Si and c-Si, and had 
cell efficiency of more than 12% [19]. The cell structure for this cell was ITO//n-i-p a-
Si//n a-Si/p poly c-Si//Al. These cells had a F.F of 65 % with JSC of 13.4 mA/cm
2. It had a 
wide bandgap material (a-Si n-i-p junction) at the top and a narrow bandgap (a-Si/poly 
Si) at the bottom. Later Sanyo introduced an undoped buffer layer of intrinsic a-Si 
sandwiched between the doped emitter and the substrate [15]. Without the intrinsic a-
Si:H layers between the p-a-Si:H/n-c-Si heterojunction, tunnelling is caused by many 
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localized states in the doped layer and as a result high VOC cannot be achieved [15]. 
Interesting a thin intrinsic layer reduces the recombination of carriers and improves the 
properties at interface [15].  
 
Amorphous silicon along with transparent conductive layer (TCO) on both sides 
plays a very important role in realisation of a high efficiency solar cell. The front side i-p 
Si and TCO and back side i-n Si with TCO act as a semi- permeable membranes that 
controls the flow of carriers, because of which high carrier densities are maintained inside 
the wafers at the maximum power point. This along with low carrier recombination 
results in higher carrier lifetime resulting in high open circuit voltage VOC [15] [20].   
 
2.3 Band Diagram of Hit Cell  
 
Figure 15 Band structure for a heterojunction cell  
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The band diagram in figure 15 illustrates the working and transport mechanism in 
heterojunction solar cells. There is a band offset present which is created by doped layers 
of a-Si:H on the front and the rear of the n-type c-Si substrate. Since the bandgap of a-Si 
is more than c-Si, 1.7 eV as compared to 1.1 eV, there is a band widening at the junctions 
of c-Si and a-Si. This helps in collection of minority charge carriers at both the junctions. 
At the i/p a-Si/c-Si interface the large band offset in the conduction band that creates a 
barrier for the electrons so that they can only travel through the n-type c-Si and get 
collected at the collector. At the other end the band offset created in the valance band acts 
as a barrier to the holes so that they can only get collected at the front junction. But 
because of the large valance band offset they are trapped and can only drift through this 
narrow barrier by tunnelling, trap-assisted tunnelling or thermionic emission [21].  
This structure makes it easier and efficient to collect minority charge carriers and the a-Si 
layer used provides good passivation for surface and helps in charge collection at the 
same time.  
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CHAPTER 3 DEVELOPMENT OF THE HETEROJUNCTION PILOT LINE  
The development of thin heterojunction solar cells with high VOC it was necessary 
to have a stable baseline process to fabricate heterojunction solar cells. This baseline 
process then, was to be modified and optimized for thin high VOC heterojunction solar 
cells.  The development of the pilot line was done by running the whole process steps 
together and optimising and developing each step to improve the cell characteristics in 
each step. The parameters affecting each step are studied and changed accordingly to 
improve the overall cell. The effects of these changes are studied and once the process 
flow with the change is stabilised, next step is optimised and so on. The main steps in the 
fabrication process followed at SPL are:  
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Each of the above mentioned step was developed and optimized for getting the best 
characteristics from the cells fabricated. 
 
3.1 Texturing and Cleaning  
The first step in the process flow if the heterojunction baseline is the wafer 
preparation step. Different wafer preparation methods have been experimented with and 
compared to give the best overall efficiency with the remaining process unaltered. 
Substrate and surface preparation is a very important step in wafer fabrication. A wafer 
needs to be clean and its surface should be free of any organic, metallic, or any kinds of 
particles that can lead to formation of recombination sites, or defects.  
The wafers used for heterojunction cells produced at SPL are n-type Czochralski 
(Cz) wafers. Good-quality material substrate with lifetimes higher than a millisecond 
throughout should be used. For this cell structure, n-type wafers are good than p-type 
because of factors like bulk lifetime of minority charge carriers [22], light degradation of 
p-type wafers more compared to n-type [23], and difficulty in passivation in p-type 
wafers than n-type dues to large electron to hole capture cross section ratio (>100) [24]. 
Furthermore, mono crystalline wafers are preferred over multi since it is a low 
temperature process, there won’t be any improvement in the bulk of the wafers due to 
impurity gathering [25] or defect hydrogenation [26]. 
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3.1.1 Texturing 
 Light trapping is a very important in reducing the optical losses in a solar cell. By 
light trapping the path length of the light inside the solar cells increases, and the 
probability that the light will absorbed and produce an e-h pair before recombining or 
leaving the cell increases. It helps in increasing the number of charge carriers produced 
which increases the overall current density in the cell and the short circuit current density 
JSC. There are various methods to improve light trapping such as use of anti-reflective 
coating, using transparent layers which allow most of the spectral especially the visible 
part of it to enter the cell without being absorbed. Texturing is another method to increase 
light trapping in the solar cell.  
 
Texturing involves formation of small pyramids on the surface of the wafers 
which causes the incident light to exhibit total internal reflection when it is reflected from 
one or more underlying internal layers or surfaces, thereby optically trapping the incident 
light inside the cell for a longer time and with a longer path length. This helps in reducing 
the loss in incident light due to reflection from the surface and enhances light trapping 
and the number of charges produced due to it. For thin heterojunction cells increasing the 
path length is even more important since they cannot absorb the incident light completely 
due to thin substrates used.  
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Texturing is done by etching the wafers in a low concentration alkaline solution 
for a few minutes. Pyramids are formed as a result of difference in densities of silicon in 
(100) and (111) directions which leads to anisotropic etching. The density of silicon is 
more in (111) direction as compared to (100) direction. This leads to formation of 
pyramids when etched in low concentration alkaline solutions. The concentration of the 
solution used are typically (2-10%) solution of KOH or NaOH heated at around 80-85°C. 
Additives such as Isopropyl alcohol are generally added in the solution to control the etch 
rate and achieve repeatable results. The wafers are then rinsed in DI water and cleaned 
using a special cleaning process for preparation of wafer surface for passivation.   
 
Texturing is generally done after wafer thinning if it is required for the type of 
cells fabricated. Wafer thinning involves etching of silicon substrates in high 
concentration (25-35%) alkaline solution of NaOH/KOH heated at around 80-85°C. The 
etch rate is dependent on concentration and temperature.  
 
3.1.2 The different cleans for wafer preparation that were tested 
1. A clean with RCA-B, Nitric Acid (HNO3) and BOE after saw damage etch. 
2. A sequential and repeatable clean of wafers in Piranha solution, RCA-B, BOE 
and Nitric oxidation after saw damage etch.    
3. A clean with a solution of HCl/H2O2/HF and DI water, just after saw damage 
etch.  
4. A clean with a solution of HCl/HF and DI water, just after saw damage etch.  
  21 
5. A clean with a solution of diluted potassium silicate just after saw damage 
etch and texturing. Followed by cleans in Piranha solution, RCA-B solution 
and BOE solution.  
 
3.1.3 Importance of each step in cleaning process:  
 
1. Removal of Saw Damage:  
The wafers are either diamond cut or wire - saw cut when diced into wafers from 
ingots. During this process defects due to this cutting penetrate into the wafers 5-10 
microns on each side of the wafers, these are known as saw damage. To remove the saw 
damage from the wafers, the wafers are etched using a 30% solution of potassium 
hydroxide (KOH) heated at 80-85°C to remove around 15 microns from each side. After 
that the wafers are transferred to a water rinse and then dried using a spin rinse dry tool.  
 
2. Removal of Organic Particles: 
Organic particles are removed by cleaning the wafers in the Piranha solution. 
Piranha is a solution comprising of H2SO4, H2O2, in the ratio of 8:1.   
 
3. Nitric Oxidation:  
This process is used to form a thin layer of oxide on the surface of wafers. The 
oxide layer helps in encapsulation of any impurities or particles present on the surface. 
Striping off this oxide layer in a solution of HF and water, helps in producing wafers free 
of any contaminants or impurities. The solution is made up of HF/HNO3/Acetic Acid.   
  22 
4. RCA-B: 
RCA clean was developed by Werner Kern while working for RCA, the Radio 
Corporation of America [27]. It is still a widely used standard clean in the industry and in 
cell/wafer fabrication. It involves a series of cleans known as RCA-A or RCA-1 and 
RCA-B or RCA-2. The RCA-A solution comprises of DI water (H2O), Hydrogen 
Peroxide (H2O2) and Ammonium Hydroxide (NH4OH) in the ratio of 5:1:1 respectively. 
The second solution or RCA-B comprises of water (H2O), Hydrogen Peroxide (H2O2) and 
Hydrochloric Acid (HCl) in the ratio 6:1:1. Both the solutions are maintained at 75-80°C 
and the wafers are typically immersed for 10 minutes followed by a 10 minutes cascade 
DI water rinse. 
The first solution or RCA-A is useful to remove organic contaminants and 
particles from the surface of wafers. The base and peroxide mixture removes organic 
residues by oxidative breakdown and dissolution [27]. It also forms a thin layer of oxide 
typically a few nanometers thick. The oxide layer encapsulates all the contaminants and 
particles which are later removed with the striping off of the oxide layer using a HF 
solution known as BOE or Buffered oxide etch.  
The second solution or RCA-B is used to remove all the ionic or metallic particles 
that are present on the surface of the wafers or may have been introduced due to earlier 
processing steps such as saw damage etch (potassium ions), Nitric oxidation, or even 
RCA-A clean.  
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The usual sequence of a typical RCA clean is:   
1. RCA-A: Removal of organic contaminants and particles and formation of a 
thin oxide layer.  
2. Removal of oxide layer by immersion of wafers in BOE solution for a minute. 
It takes around 15 seconds to remove the oxide formed, which can be verified 
by the nature of the substrate before and after the immersion. Wafers with 
oxide layers are hydrophilic, while those without oxide layer are hydrophobic.  
3. Removal of ions and remaining metallic particles using RCA-B clean. 
Though for this process only RCA-B clean coupled with other different 
cleaning solutions and techniques was used.  
 
5. BOE: Buffered Oxide Etch  
It is used to remove oxide layers, native or artificially grown from surface of 
wafers. It is a solution of Ammonium Fluoride (NH4F) and Hydrofluoric acid (HF).  
 
3.1.4 Details and results of different cleans 
All the different cleans were tested on the basis of lifetime results measured at 
carrier injection of 1015 cm-3. They were passivated by a thick intrinsic of 50 nm each on 
both sides, or by a HIT cell structure of i/p and i/n stack of 15 nm each. The results were 
compared to each other in order to find the clean that prepared the best substrates and 
wafer surface for passivation.  
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Clean 1: A clean with Nitric Acid (HNO3), RCA-B and BOE after saw damage 
etch.  
In this clean Nitric Acid is used to grow a layer of thin oxide on the wafers which 
encapsulates the contaminants and particles. The oxide layer is then removed in BOE 
after the wafers are cleaned of particles and ions using RCA-B clean. 
Results and Analysis of Clean 1: The lifetimes obtained using Clean 2 were in the range 
of 100-300 µs. This is due to the reason that the oxide layer formed because of HNO3 is 
not sufficient enough to encapsulate all the contaminants, and remove the other particles 
and organic impurities from the wafer surface.   
 
Clean 2: A sequential and repeatable clean of wafers in Piranha solution, RCA-B, 
BOE and Nitric oxidation after saw damage etch. 
In this clean after saw damage etch in KOH solution, the wafers were cleaned for organic 
contaminants using Piranha solution. After that a repetitive growth and stripping of 
oxidation was done on the wafer’s surface using Nitric Oxidation, RCA-B and BOE to 
clean and prepare the substrates.  
Results and Analysis of Clean 2: The lifetimes obtained with this clean were in the 
order of 1-2 ms. Substrate preparation using this clean resulted in good passivation of the 
wafers with high lifetimes. Although this clean is a multi-step process with multiple 
repetitions which is not suitable for a large scale manufacturing line. For a small pilot line 
it is feasible since throughput is not of high priority.  
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Clean 3: A clean with a solution of HCl/H2O2/HF and DI water, just after saw 
damage etch.  
In this clean just after saw damage the wafers were immersed in a solution of HCl/H2O2 
and HF, even before a DI water rinse. This is an acid clean, hypothesis was that it should 
form a layer of potassium silicate on the surface of the wafers due to oxidation of the 
potassium ions on the surface of wafers after the saw damage etch in 30% KOH solution. 
This layer was further removed in BOE to get a clean surface.  
Results and Analysis of Clean 3: The lifetimes obtained using this clean were in the 
range of 1.5-1.8 ms. The wafers are passivated well and the surface recombination is less 
than that in the clean 2.  
 
Clean 4: A clean with a solution of HCl/HF and DI water, just after saw damage 
etch.  
This clean is a modified version of Clean 3. It does not involve use of H2O2 as a part of 
the solution. A split lot was done in order to understand the difference between the two in 
terms of better wafer preparation.  
Results and Analysis for Clean: The lifetimes obtained with this clean were in the range 
of 1- 1.5 ms. The lifetimes of the wafers prepared using Clean 4 were higher than those 
cleaned using Clean 3 in the same split lot. There was a significant difference in the cell 
characteristics mainly VOC, F.F, and Efficiency. Also Clean 3 uses H2O2, therefore 
making the requirement of spiking the solution each time it has to be used, or making a 
fresh once since it is hard to estimate how much hydrogen peroxide evaporates over time 
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and what the concentration of it remains in the solution. That makes Clean 4 more 
repeatable than Clean 3.    
 
Clean 5: A clean with a solution of diluted potassium silicate (200 mL in 10 L) 
just after saw damage etch and texturing. The solution is agitated for 3 minutes and 
wafers are immersed in it for 7 minutes. Followed by cleans in RCA-B solution, Piranha 
solution and BOE solution. 
Results of the above cleans: The lifetimes obtained with this clean were in the range of 
2-2.5 ms. The clean produced good surface free of contaminants and particles and 
recombination sites. It was found to be stable and repeatable. Hence, this is the clean used 
for the heterojunction baseline process after the final experiments.   
 
Figure 16 Wafer cleaning hoods at SPL 
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Table 1: Results for Different Cleans 
 Clean description  Lifetime values / Analysis 
Clean 1 A clean with Nitric Acid (HNO3), 
RCA-B and BOE after saw damage 
etch 
100-300 µs 
The clean is unable to remove all the 
contaminants and particles to 
produce a clean surface for 
passivation. 
Clean 2 A sequential and repeatable clean of 
wafers in Piranha solution, RCA-B, 
BOE and Nitric oxidation after saw 
damage etch 
1-2 ms 
The clean is a multi-step repetitive 
process which is not efficient for big 
production lines. 
Clean 3 A clean with a solution of 
HCl/H2O2/HF and DI water, just 
after saw damage etch 
1.5-1.8 ms 
The solution needs to be prepared 
fresh for each clean, since H2O2 
concentration cannot be judged in 
the solution because of evaporation, 
which makes it inefficient. 
Clean 4 A clean with a solution of HCl/HF 
and DI water, just after saw damage 
etch. 
1- 1.5 ms 
This clean is better than clean 3, but 
still not as efficient and repeatable 
as clean 5. 
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3.2 Amorphous Silicon Passivation  
The second step in fabrication of silicon heterojunction is the passivation of the 
surface and junction formation. This is done by amorphous silicon deposition on c-Si 
substrate and hence the name heterojunction, because of the junction formed between the 
crystalline and amorphous silicon.  
This step plays a very important part in the fabrication process, and guides the 
overall cell characteristics. The thickness and the quality directly influences the 
performance of the overall cell. For understanding the importance of passivation it’s 
important to understand why it is done and how does it helps in improving cell 
characteristics.  
 
3.2.1 Recombination and its effects in silicon solar cells 
Solar cell works on the principle of generation and collection of charges upon 
irradiation by sunlight. Photons when absorbed in the solar cell produce electron hole 
pairs which are then collected at the metallic contacts to complete the circuit with load 
Clean 5 A clean with a solution of diluted 
potassium silicate just after saw 
damage etch and texturing. 
Followed by cleans in Piranha 
solution, RCA-B solution and BOE 
solution 
2-2.5 ms 
A clean that is repeatable and 
produces good surface for 
passivation. This clean is chosen for 
the baseline process. 
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and supply energy. If these electrons are for any reason not collected or less electrons are 
collected than as many as the ones produced, the cell performance decreases, both the 
current and voltage are affected. There can be multiple reasons for the loss of minority 
carriers before collection. There are multiple ways by which a minority charge carrier can 
recombine before getting collected and contribute to the cell current, recombination 
means combining with a majority charge carriers and releasing energy. Recombination 
can be categorised into Surface recombination and Bulk recombination.  Surface 
recombination is the one that occurs near the surface, and the bulk recombination occurs 
in the bulk of the silicon substrate. Both the types of recombination follow different 
mechanisms which can be either of the following: Auger, Radiative, and Shockley-Read-
Hall (SRH) recombination.  
For silicon heterojunction surface recombination is critical and is dominated by 
SRH Recombination. The bulk recombination is limited by SRH in low injection and 
Auger recombination in high injection. Radiative recombination is minimal in indirect 
bandgap materials such as silicon.  
Surface recombination is dominant in silicon heterojunction due to high bulk 
lifetime. Crystalline silicon has a diamond like structure which contributes to the 
formation of sp3 orbitals. This ensures that each silicon atom is bonded to other four Si 
atoms forming a tetrahedral. But due to the defects on the surface of c-Si, most of the Si 
atoms are connected to 3 other c-Si atoms in the bulk and there is a broken bond or 
vacancy created on the surface known as Dangling bonds. These dangling bonds act as a 
recombination sites for electrons generated and hence affecting the cell characteristics.  
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Passivation of these dangling bonds is very important for achieving high 
performance out of this structure and it has been implemented for a long time using 
different passivating layers such as silicon dioxide (SiO2), silicon nitride (SiNx), and a-Si. 
Passivation means filling the vacancies formed by the dangling bonds on the surface and 
hence reducing the number of recombination sites for charge carriers created.   
 
 
3.2.2 Reasons for using amorphous silicon for passivation  
1. Amorphous silicon is deposited via plasma enhanced chemical vapour deposition 
(PECVD) technique. Hydrogen is used in deposition as a precursor along with 
other gases such as Silane. Hydrogenated amorphous silicon deposited on the 
surface of c-Si helps in passivating the surface by hydrogenation of the dangling 
bonds [28].    
2. Amorphous silicon has a wide bandgap compared to c-Si, resulting in a band 
bending effect. This helps in charge separation once the charges are produced by 
forming a wall for electrons at the emitter and allowing them to be collected at the 
collector. And forcing the holes to get collected at the emitter by different 
mechanisms which include tunnelling or trap assisted tunnelling.  
3. Amorphous silicon can be very effectively doped into p-type or n-type for 
forming the junction for the hetero-structure.  
4. Provides a back surface field (BSF) due to doped n+a-Si at the rear n-c-Si/i-a-
Si/n+a-Si interface which reduces surface recombination at the rear and improves 
carrier lifetime. Moreover the intrinsic layer on the backside between the n+-a-Si 
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and c-Si helps in reducing the interface recombination velocity in the BSF 
structure and therefore improving overall VOC [29]. 
 
3.2.3 Use of intrinsic a-Si layer between the doped a-Si and c-Si 
The doped a-Si/c-Si interface is inferior as compared to intrinsic a-Si/c-Si 
interface in terms of electronic passivation because of Fermi energy dependent defect 
generation in the passivation layer for the former [30]. A thin layer of intrinsic a-Si 
stacked between the doped a-Si and c-Si substantially improves the overall heterojunction 
and therefore the overall cell performance mainly lifetime and VOC as shown in fig 13. 
Another reason for this is because temperature degradation in doped a-Si sets in at around 
150°C for p-type whereas it is much higher for intrinsic a-Si and n-type a-Si at 220°C. 
This is true even for the stacks of i/p and i/n a-Si layers as in figure 13. This allows for 
much more restoration of lifetime through thermal annealing at low temperatures, which 
is explained in detail later in section 4.1.4.   
 
Figure 17 Effective lifetime versus excess carrier density for a-Si layers with an without 
stacked intrinsic layer [18] 
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Figure 18 Effect of stepwise annealing treatment on different a-si/c-si interafaces [30] 
 
This results in the following structure of the heterojunction solar cell: 
 
Figure 19 Structure of Heterojunction solar cell with stacked a-Si layers 
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3.2.4 Thickness and properties of required amorphous silicon layers deposited 
It is very important to optimize the properties and thickness of the a-Si layers used 
for this heterostructure to get the maximum cell performance since it are highly 
dependent on these parameters. Good passivation is provided by intrinsic a-Si:H buffer 
layer used in the stack as seen in figure 19. This along with the fact that the charge can 
trickle though different layers does not mandate the need to make contacts directly on the 
wafer with high recombination metallization [18]. With that being mentioned, it is very 
important that the thickness of such layers is such that the absorption is minimized. Due 
to shorter lifetimes of the minority charge carriers generated particularly in the doped 
layers, the absorption is parasitic in nature [18].    
The optimisation of thickness of intrinsic and p-type is important. Thickness of 
intrinsic layer should be small enough so that it does not absorb most of the carriers 
generated in the layers above it and cause loss in current. And it should be thick enough 
so that it can act as a buffer layer and passivate the surface well [15], [31], [32].  
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Figure 20 Estimate of losses in JSC with different thickness of intrinsic and p-type 
amorphous silicon layers [18], [33] 
 
3.3 Transparent Conductive Oxide (TCO) 
A far more conductive layer is required for the interface between the c-silicon and 
the metallic contact rather than an a-Si layer. Since the conductivity of doped a-Si:H is 
poor, a layer with good conductivity is required which is at the same time transparent to 
most of the spectrum specially the visible spectrum. This layer is needed for diffusion of 
charge carriers to the metal contacts. This layer should have high conductivity, and low 
sheet resistance to prevent a decrease in F.F. Another advantage of using TCO is its low 
temperature deposition process which prevents deterioration of the bulk of silicon and 
restricts overall heterojunction cell fabrication to low temperature process to improve cell 
performance.  
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High quality TCO is important because of their role as electrodes, diffusion 
barriers and the dependence of VOC on its work function. Oxides have inherently large 
bandgap and acts like insulators, additional doping makes them conductive and suitable 
to act as a transparent conductive oxide. Doping of TCO causes an increase in defects and 
decrease in carrier mobility. The trade-off between conductivity and carrier mobility has 
to be optimised to favour the working of heterojunction solar cells. The UV cutoff 
wavelength for a TCO corresponds to the bandgap of the material and the infrared 
wavelength corresponds to plasma resonating frequency of the material. These 
parameters are important in controlling the carrier density and mobility in the material.  
TCO acts as an anti-reflection coating (ARC) and increase the light trapping in the 
cell by minimizing optical losses due to reflection. The thickness of the TCO 
theoretically, should be approximately 78-80 nm at a refractive index of 2 and 
wavelength of 600 nm to minimize reflection losses. The properties of TCO are very 
important for it to act as an anti-reflective coating, while at the same time have less 
absorption in the infrared (IR) and have high mobility. Keeping thickness t fixed for it to 
act as an ARC, with mobility µ determined by the choice of material, low series 
resistance RS can be achieved by increasing the free carrier concentration N. There is a 
trade-off between F.F and the losses in JSC, since increasing N reduces RS which 
increases F.F but at the same time increases absorption in the IR due to the free carriers 
which increase in the IR, causing a decrease in JSC. A similar layer is required at the back 
of the heterojunction cell too for most of the same reasons except that absorption is not of 
a concern at the rear. This allows for decreasing further the RS and making the layer even 
more transparent and conductive to improve F.F without worrying about the JSC.  
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For heterojunction cell process Indium Tin Oxide has been generally used as the 
TCO layer. It is deposited using DC/RF magnetron sputtering. ITO deposited at a 
temperature of 250°C - 350°C offer the lowest resistivity [34]. Carrier mobility of ITO is 
around 20-40 cm2/Vs. It can be controlled by controlling the flow of oxygen during 
sputtering, producing layers with RS as low as 20 Ω/sq for films with thickness around 80 
nm [35].  
 
Figure 21 Absorption, reflection and transmission spectra of ITO[36] 
 
3.4 Metallization 
To collect the charges and to connect the cells to make a module, metallization is 
required for a solar cell. Screen printing is the most popular method of metallization for 
c-Si solar cells. Metallization parameters are different for the front and the rear of the 
solar cell. Font of the solar cell is where the light is incident to produce e-h pairs. Printing 
metallic grid lines on the surface reduces the area available for light absorption and 
results in decrease of number of e-h pairs generated, which in turn reduces the current 
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density JSC. This phenomena is known as shading and the loss of current due to it as 
shading loss. Optimization of the metal to silicon surface is important to reduce the 
shading loss while maximising light trapping. Narrow and tall lines of metals help in 
minimizing the resistance and shadow losses. The ratio of finger height to width is known 
as aspect ratio. Reducing the finger width also reduces the resistance loss in the metals. 
Therefore improving the aspect ratio helps in reducing optical losses and resistive losses 
at the same time.   
 
Figure 22 illustrative diagram of cell with a lower (a) and higher aspect ratio (b)[29] 
 
Cell efficiencies can be improved by having a finer grid electrode as in figure 21 
(b) to achieve aspect ratio’s close to 1.0. The graph below shows the simulated 
relationship between the grid electrode and the conversion efficiency relative to a 21.8% 
heterojunction solar cell [29].  
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Figure 23 Simulated relationship between the grid electrode and the conversion efficiency 
relative to a 21.8% heterojunction solar cell [29] 
 
This can be achieved by optimising the viscosity and rheology of the silver paste, 
and the process parameters for the screen printing. The typical finger width obtained 
using screen printing is around 60-100 microns wide. Stencil printing can also be used to 
obtain finer finger width as compared to conventional screens used for printing. Using 
stencil printing finger widths of as thin as 15 microns can be obtained .The printed cells 
are then cured at a temperature around 200°C. Low temperature curing ensures 
prevention of degradation of the layers underneath especially doped a-Si:H films that are 
sensitive to high temperature processes. The low temperature curing requires special 
pastes for heterojunction cells since conventional c-Si solar cells are fired at temperatures 
over 800°C. The challenge with low temperature pastes is to achieve high conductivity 
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and maintaining low contact resistance at the same time with the metal and TCO 
interface. The best low temperature silver pastes have resistivities in order of 10-15 
µΩ·cm which is still higher than standard high temperature pastes by a factor of 4-6 [18].  
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CHAPTER 4 BASELINE HETEROJUNCTION PROCESS 
After developing and optimization of each step in the baseline process, a process 
flow was ready. Next step in the development process was to verify if the process was 
repeatable and stable. For that the same process flow was run over a time frame to collect 
statistics and analyse the cell performance over each iteration. Several minute changes 
were being done simultaneously which could improve the process further and the results 
were also monitored and recorded. In the end the cells were used to make modules and 
perform reliability and performance testing.  
The process flow used for the baseline:  
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The lot size for the experiments was 40 wafers. These wafers were processed over 
the weekend to mimic the industry inspired pilot lines not incorporating the throughput 
though. It was a team initiative with Stanislau Herasimenka, Zackary Kiefer and Karl 
Noss, without which the pilot line project wouldn’t have been possible. 
 
4.1 Detailed Process Steps with Conditions, Recipes, and Tools Used 
4.1.1 Texturing and cleaning   
The cleaning process starts saw damage removal and then texturing of wafers. For 
saw damage removal and thinning the wafer to get a 100 micron thick wafer in the end 
the wafers were etched in a 30% KOH solution set at 80°C for 14 minutes. The etch rate 
of this etching solution was known to be 2.3 microns/minute both sides, which is 
equivalent to 1.15 microns/minute. This results in a wafer of thickness 108 microns 
which is ready for texturing. After saw damage, the wafers are rinsed in water for 5 
minutes before texturing that is etching of silicon to form pyramids on their surface. 
Texturing solution that is generally used is a low concentration alkaline (2-10 % KOH or 
NaOH) solution. At SPL a 2% solution of KOH mixed with 50mL of a commercially 
available IPA-free additive, heated at 80°C is used for producing repetitive results. 
Texturing forms small pyramids on the surface of the wafer for increased light trapping. 
Texturing is done for 20 minutes, which further removes 8.5 microns, resulting in a 100 
micron thick wafer. Just after texturing the wafers are put though the clean 5, mentioned 
earlier for 7 minutes. After that the wafers are rinsed for 10 minutes.  
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Figure 24 Pyramids formed on the surface of wafer fabricated at SPL as a result of 
texturing 
 
Following this the wafers undergo RCA-B clean for 10 minutes in a saluted 
heated at 73°C and then cascade DI water rinse for 10 minutes. The wafers are then 
immersed in piranha solution heated to 110°C for 10 minutes followed by a 10 minute 
cascade rinse. At this point the wafers are ready for next step that is passivation and 
junction formation by deposition of amorphous silicon layers. This requires striping up of 
any kind of oxide layers formed on the surface as a part of cleaning or from storing the 
wafers in air, if stored for the time between cleaning and passivation. This is done by a 
BOE etch for 1 minute followed by 10 minute cascade rinse and SRD.  
 
4.1.2 Amorphous silicon deposition  
After cleaning and etching off of native oxide in BOE, the wafers are deposited 
with a-Si for passivation. This is done using plasma enhances chemical vapour deposition 
or PECVD. Applied Materials tool P5000 is used for the process. At SPL, the three 
chambers of P5000 are used for deposition of each type of a-Si layers uniquely namely 
intrinsic, p-type and n-type, therefore eliminating the probability of contamination due to 
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memory effects. Intrinsic a-Si:H films are deposited with SiH4 as the precursor gas 
diluted in H2. A 13.56 MHz plasma excitation frequency is used for deposition. For p-
type Trimethylborane (B2H6) is used as a precursor and Phosphine (PH3) for n-type a-Si 
deposition. The depositions are carried out at a temperature ranging from 200-250°C 
depending upon the type of a-Si layer deposited and the process.  
For the baseline process, the depositions are done in order of i/p followed by i/n 
stack. A dummy run is first done to get rid of conditioning effects due to cleaning and 
conditioning of chambers in P5000. A thin intrinsic is deposited of around 7-12 nm 
followed by p-type a-Si of 7-10 nm. This is followed by deposition of i/n stack which is 
7-12 nm of intrinsic followed by 8-12 nm of n-type a-Si. Intrinsic a-Si:H is deposited at 
250°C whereas the p-type and the n-type are deposited at 200°C. After the deposition of 
a-Si layers for passivation, the wafers are ready for next step that is sputtering of 
transparent conductive oxide that is Indium Tin Oxide (ITO) for the baseline process.  
 
4.1.3 ITO sputtering and rear metallization  
The third step in the baseline process is sputtering of a transparent conductive 
oxide (TCO). It helps to increase the mobility of charge carriers from metal contacts to 
the a-Si layers, since a-Si layers have less charge carrier mobility. This layer also helps in 
increased light management by acting as an anti-reflection coating. It decreases the 
reflectivity of silicon from 30% to less than 10% which helps in gaining more generation 
current and therefore better cell performance and efficiency. The TCO layer used for the 
process is Indium tin oxide or ITO. The thickness and properties of this layer is very 
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important for the cell structure, since the aim was to minimize absorption in this layer 
along with it being thick enough to act as an anti-reflection coating.  
For this process, a MRC-944 was used for sputtering. It is an inline pallet 
processing tool capable of depositing various layers including ITO, IZO (indium zinc 
oxide), Al (aluminium) and Ag (silver). The deposition parameters decide the thickness 
and properties of the layer deposited which can be controlled in the MRC-944. For this 
project, low power deposition was used, since it helps in not affecting the passivation of 
a-Si layers as compared to high power deposition.  
The front layer is kept thin enough yet thick enough to act as an anti-reflection 
coating at around 80 nm as compared to a thick layer on the rear at around 240 nm. It is 
because the front of the cell is where carriers are generated by the light incident on the 
cell, and that is where most of the absorption occurs as compared to rear. Therefore 
minimising the absorption at the front is very important, and a thick layer on the rear 
provides an increase in charge collection as a result of increased mobility, which results 
in higher VOC. For rear side ITO deposition masks are used for edge isolation so as to 
prevent short circuit of both emitter and collector.  
After ITO deposition, a layer of 200 nm thick silver is sputtered on the rear to 
make back contacts using the same sputter tool. It is also done using a mask for edge 
isolation just like the rear side ITO deposition.  
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4.1.4 Front side contacts printing  
For forming contacts on the front, screen printing is done to print silver fingers 
and busbars. Three busbar design is used for the baseline process. The fingers are 60 
micron thick and the busbars are 120 microns thick. The height of the fingers and busbars 
printed is 20 microns. The aspect ratio is therefore, 0.8, which is good for both metallic 
surface for charge collection and non-metallic area for carrier generation due to incident 
light energy. The aspect ratio should be high so as to there is maximum surface available 
for carrier generation and at the same time enough distance between the fingers allowing 
them to collect maximum charge carriers before recombine.   
After the wafers are printed, they are annealed at 200 °C for 20 minutes, in a belt 
furnace. Annealing helps in recovering the lost voltage, due to force exerted during 
sputtering which causes in affecting the passivation by breaking up of bonds on the 
surface due to the power used. Annealing helps in re-hydrogenation of those loose bonds 
by taking hydrogen from the hydrogen rich intrinsic layer. This helps in reducing the 
recombination sites that were formed as a result of sputtering. Annealing is also 
important so that the silver contacts printed on the front surface sinks into the TCO layer 
for better charge collection and contact formation with the TCO layers on the front and 
the back.  
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4.1.5 Characterization  
Once the cells are fabricated, they are characterized for measurement of cell 
performance. Different characterization tools available at SPL allows the users to obtain 
several different measurements in order to study the performance of the cells with respect 
to the process used, or any change in the process, if there is any. 
The characterization tools used for this heterojunction baseline experiment were, 
IV measurements and Electroluminescence (EL). IV measurements provides with the 
complete cell performance along with the parameters such as VOC, JSC, F.F, Efficiency, 
shunt resistance, series resistance, and power produced by the cell. All these IV 
measurement results are obtained for one sun and at 25°C. 
The EL image is a figurative estimate of wafer passivation and cell performance. 
The lighter area is indicative of regions of good passivation and high minority carrier 
lifetime, and the darker regions are indicative or regions of high recombination and 
therefore lower lifetimes and therefore VOC.    
The measurement and characterization of the wafers helps in understanding the 
process and the limitations of the process. This is used to change the process so as to 
improve the desired parameters. This is an essential function of the pilot line to 
understand a process and its limitation and to make the changes in the existing process to 
get the desired results. The process flows can be changed either to improve the overall 
cell performance or to obtain set parameter defined goals such as JSC, efficiency, VOC or 
even F.F. 
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4.2 The Results Based on the Heterojunction Baseline Process  
 
 
Figure 25 Completed batch of cells along with the top and back image of the finished cell 
fabricated at SPL with the baseline process. 
 
Figure 26 Overall results of the baseline process run at SPL 
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Figure 27 EL images of the cells fabricated as a part of LOT 2 HI0318 at SPL 
The results from the baseline process over time showed that the process and 
recipes were stable and repeatable with cell efficiencies close to 20%. There was a slight 
increase in VOC, and other cell characteristics such as JSC, F.F, and efficiency. The 
average mean efficiency over 5 batches was 19.4 % and the best cell made was 20% 
efficient.   
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4.3 Challenges Faced During the Baseline Process 
One major challenge which was affecting the cell performance during the baseline 
process runs was the edge darkness that was present around the edges of the cell, visible 
under the Electroluminescence images of the cells.   
 
Figure 28 A good cell on the left and affected cell with edge darkness on the right 
 
The reason of the above mentioned darkness wasn’t clear, though it was thought 
of as a consequence of using masks while doing ITO depositions on the front side for 
edge isolation. The masks used were attached to cells using kapton tape. The masks used 
for this process were made of stainless steel and were fund to bend while the ITO was 
deposited on the wafers because of the heat produced for the deposition. This bending of 
the masks would allow some gases to flow under it and deposit some kind of layer which 
affects the passivation near the edges.  
Another explanation for this behaviour was the uniformity of passivating layer 
that is the a-Si used for this process. It was found out that the intrinsic layer deposited 
was thicker in the centre than around the edges. Though the difference in the thickness 
wasn’t too big, but enough for the ITO to form a bad interface at regions of thin 
amorphous passivation layers, because of which there is a lot of recombination happening 
there and there is darkness in the electroluminescence image at the edges.               
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The table below shows the comparison of a good cell along with the cell affected 
by edge darkness.  
Table 2 Comparison of Characteristics of Good and Affective Cell 
 Good Cell Affected Cell 
Rs (ohm cm2 ) 1 1.7 
F.F (%) 76.6 73.1 
Efficiency (%) 19.9 19 
 
There was a decrease in FF % because of the darkness, which is due to high series 
resistance at the edges. This was the reason for variability that the lots were exhibiting 
even though the percentage variability was small.  
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4.4 Module Fabrication 
The cells fabricated along the baseline process were turned into modules for 
reliability and performance testing. They were made into 4 cell module initially that the 
NREL uses for their reliability measurement standards. Then the transition was made into 
6 cell, 28 cell modules and 36 cell modules figure 29-32.  
 
 
 
Figure 29 A four cell module fabricated at SPL 
 
Figure 30 A six cell module fabricated at SPL with the Voltage produced measured 
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Figure 31 A 28 cell module fabricated at SPL and its electroluminescence image 
 
Figure 32 Voltage produced by the 28 cell module fabricated at SPL 
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CHAPTER 5 HIGH VOC THIN HETEROJUNCTION CELLS 
The development of the heterojunction pilot line was the backbone for 
development of heterojunction cells with high VOC. The aim of this work was to push the 
limits for the VOC that could be obtained with this structure. The higher the voltage, the 
better the cell performance, and its efficiency.  
The characteristics of the best cell produced by the baseline process was:  
Table 3 Characteristics of the Best Cell Fabricated in the Heterojunction Baseline Process 
Development at SPL 
Efficiency  20% 
JSC   35.8 mA/cm
2 
F.F  76.8 % 
VOC  728 mV 
 
The next steps in achieving the limits for VOC were to modify the following parameters in 
the baseline process to get high VOC on thin cells:  
i. Reduce wafer thickness, 
ii. Optimize the a-Si layers thickness according to the wafer thickness for better 
passivation,  
iii. Optimization of TCO layers,  
iv. Reduce losses in VOC during metallization.  
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5.1 Changes Made in the Baseline Process and their Reason and Effects 
i. Reduce the wafer thickness: One of the aims of this research was to obtain high 
VOC on thin substrates. The thickness of the solar cells produced with the baseline 
process was 120 microns. Recombination of minority charge carriers on the 
surface and the bulk governs the cell performance and charge carrier lifetime. The 
open circuit voltage is dependent on carrier lifetime [37]. The carrier lifetime in 
case of heterojunction solar cells is Auger recombination limited, since it is the 
most dominant type of recombination among others namely SRH, surface, and 
Radiative. Therefore there is an upper limit to open circuit voltage that can be 
achieved for a given thickness based on certain recombination assumptions and 
models. The figure below shows the dependence of VOC with wafer thickness, 
higher open circuit voltage could be obtained by thinning the wafers [38]. To 
obtain the VOC close to this limit, as mentioned earlier, excellent surface 
preparation and passivation is required which would require optimization of 
passivating layers.  
 
Figure 33 Variation of cell thickness with maximum possible VOC [38] 
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Theoretically, the best VOC for this structure can be obtained on a cell with 
thickness in the range of 40 to 80 microns, but processing of wafers with 
thickness less than 50 microns becomes very difficult in terms of handling and 
breakage. And therefore, the thickness of cell structures for these experiments was 
set at 50 microns. 
 
ii. Optimization of amorphous layers thickness: To obtain good passivation and 
surface preparation, the amorphous layers layer had to be optimised to get 
maximum open circuit voltage for a certain wafer thickness. The reason for using 
a thin amorphous layer in standard heterojunction structured solar cells is to 
reduce the absorption in that layer and therefore prevent the loss in JSC. The loss 
in current would substantially affect the cell efficiency and performance and 
would not be ideal for this type of structure. But in order to push for maximum 
VOC in a cell, absorption in the intrinsic a-Si layer and the JSC was not a priority. 
Also, hydrogen plasma treatment (HPT) was done on these cells to improve the 
surface passivation further by hydrogenation of dangling bonds on the surface 
[39].  
 
iii. Optimization of TCO layers: For optimizing the deposition of TCO layers, or 
ITO, for this cell structure, it was important to prevent the degradation of the 
underlying layers which are vulnerable to high temperature processing. Therefore 
low power ITO deposition was used to prevent any damage caused to i-a-Si:H 
layers, and deposit a good quality ITO layer at the same time. Low power 
  56 
deposition of ITO resulted in less degradation in cell performance as measured by 
lifetime before and after ITO, as shown below in the figure 34.  
 
 
Figure 34 Lifetime of the cell fabricated at SPL before and after ITO, with high power 
ITO deposition above and low power deposition below [40].  
 
iv. Optimization of metallization: Metallization of wafers done though screen 
printing has high contact resistance due to the use of low temperature pastes [18]. 
The high resistance causes a drop in VOC. Fine metallic printing techniques using 
improved silver paste helps in reducing the loss in VOC due to metallization. 
Another method by which the loss due to metallization could be reduced was by 
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sputtering of silver instead of screen printing. Sputtering of silver reduced the 
voltage drop caused due to metallization significantly from around 20mV from 
screen printing to 3-4 mV with sputtering.  
 
The samples used in this development process were n type CZ wafers with 3-4 
Ωcm resistivity and initial thickness of 145 microns. These were the same wafers as used 
for the baseline process. The wafers were etched down to 50 microns and cleaned using 
the baseline clean process. The heterojunction was then formed using PECVD by 
depositing 20-25 nm of a-Si:H and 7-10 nm of doped a-Si:H on both sides of the wafer 
forming an ip/in stack. After this a special hydrogen plasma treatment (HPT) was done on 
the wafer surface. This hydrogen plasma treatment improves surface passivation further 
by hydrogenation of remaining recombination sites or dangling bonds present at the c-
Si/a-Si interface [39]. Following passivation, 80nm of ITO on the front and 280 nm on 
the rear was sputtered as a TCO between the a-Si and the metallic contacts. The samples 
were then annealed at 200°C for 30 minutes in a muffle furnace with air ambient. The 
lifetime was measured on these samples before and after ITO sputtering using Sinton 
lifetime tester (Figure 34), and VOC was measured using the Sinton Suns-VOC tester.   
 
To find the limits of the VOC that could be obtained with a wafer of certain 
thickness, recombination in a wafer was modelled. After modelling the recombination, 
the measured values were fitted into the one modelled with recombination. Four 
recombination ways were included in the model, radiative, auger, SRH, and surface.  
Apart from these four recombination models included, low injection and high injection 
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levels were also modelled. All of these recombination models demonstrated the lifetime 
for a cell that would be there only if that recombination was considered at that injection 
level. With all the recombination limits modelled together, a lifetime model for a cell 
structure fabricated in high VOC experiments, at different injection levels was 
demonstrated as shown in figure 35. As seen from the lifetime curve of the measured 
values fitted into the model, the cell performance is limited by auger recombination as 
compared to any other.  
 
Figure 35 Values from the recombination model fitted with the values of lifetime 
measured with the Sinton lifetime tester [40] 
 
The figure 35 shows the measured values of the cell structure along with the different 
recombination limits modelled.  
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The model is further used to find the maximum VOC that could be obtained on this 
cell structure with different recombination techniques as mentioned above involved. For 
this cell structure it was found out that the auger recombination limits the VOC. According 
to the model the highest VOC that could be obtained with this 50 microns cell structure 
limited by auger recombination was 765 mV. The VOC obtained with the cell parameters 
mentioned above was 761-763 mV without metallization as measured on the Sinton’s 
Suns-VOC tester at SPL [40]. This is the highest VOC obtained on a cell with 
heterojunction structure without metallization, and is almost near the limit modelled by 
the recombination model for this structure.  
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Figure 36 VOC limit for a certain thickness along with the highest VOC obtained for a 
certain thickness [40] 
 
The image above shows the trend in increasing VOC obtained on a heterjunction 
structure over time. The cells fabricated at SPL are mentioned as non mettalized test 
structure NMT and metallized test structure MT 2015, both of which are record VOC’s 
obtained on hetrojunction structures without and with metallization respectively.  
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5.2 Metallization with Sputtered Silver Islands  
To reduce the loss in VOC due to screen printing, the cells which recoreded the 
highest VOC were sputtered with silver to form contacts both on the front and the back. 
On the front masks were used to form small cells of 2 cm x 2 cm with fingers and busbar, 
and a blanket of 200 nm of silver was sputtered on the back to make rear contacts. The 
cells were then characterized in the inhouse Sintons Suns-VOC tester, and sent to NREL 
for measurement too.  
The cells measured a VOC of 754.2 mV by NREL, which is a record for a 
heterojunction cell with metalization. Therefore, sputtering of silver helped in reducing 
the loss in VOC as compared to screen printing which is usually more than a 15 mV drop 
as seen by cells fabricated by screen printing at SPL.  
 
 
Figure 37 Cell with silver islands with highest VOC as measured by NREL 
 
Different ITO and silver islands were also experimented with to understand the 
effect of passivation on different regions on a certain wafer.  
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Figure 38 Island structures printed on cells fabricated at SPL 
 
 
Figure 39 ITO islands sputtered on the passivated wafer along with sputtered silver 
metallic contacts, fabricated at SPL 
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5.3 Results  
 The cell as shown in Figure 36, had the highest VOC of 761-763 mV without 
metallization as measured by the Suns- VOC tester at SPL. The same cell had the highest 
VOC of 754.2 mV with metallization as measured by NREL. This shows cells with high 
VOC which is close to the maximum VOC limit can be fabricated, and therefore, thin and 
high VOC cells can be manufactured to improve the performance of heterojunction solar 
cells.  
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CHAPTER 6 CONCLUSION 
 In this thesis, the development of thin heterojunction solar cells with high open 
circuit voltage was demonstrated. To achieve that aim, the prerequisite, which was the 
development of a pilot line for heterojunction solar cell fabrication was also demonstrated 
along with the methods involved in the development of that pilot line baseline process. 
The baseline process was tested for stability and performance over a certain time period.  
 
Further using the pilot line as a backbone, high voltage thin heterojunction solar 
cells were developed. The thickness of the wafers was reduced from 120 microns to 50 
microns. Further, thickness of doped and intrinsic a-Si:H layers were optimized to reduce 
the losses due to absorption and to improve surface passivation. Hydrogen plasma 
treatment was done in addition to improve the passivation further. Following this, ITO 
layer that was used as a TCO was optimized for a low power process along with the 
thickness of the layer deposited. In addition to that silver metallic contacts were sputtered 
on the front using masks instead of screen printing.  
 
 A record open circuit voltage greater than 760 mV was achieved on a 50 micron 
thick heterojunction cell without metallization. Furthermore, a cell with 754.2 mV VOC 
was recorded with metallization by NREL. 
  64 
REFERENCES 
 
[1] International Energy Agency, “World Energy Outlook 2014 Executive 
Summary,” 2014. 
[2] International Energy Agency, “World Energy Outlook 2012: In-depth study on 
energy-efficiency,” 2012. 
[3] “The End Of Fossil Fuels - Our Green Energy - Ecotricity.”  
[4] International Energy Agency, “Technology Roadmap - solar photovoltaic 
energy,” 2014.  
[5] R. S. Ohl, “Light-sensitive electric device.” Google Patents, 1946. 
[6] D. M. Chapin, C. S. Fuller, and G. L. Pearson, “A New Silicon p-n Junction 
Photocell for Converting Solar Radiation into Electrical Power,” J. Appl. Phys., vol. 25, 
no. 5, p. 676, May 1954. 
[7] FRAUNHOFER INSTITUTE FOR SOLAR ENERGY SYSTEMS ISE, 
“Photovoltaics Report 2014,” no. October, 2014. 
[8] NREL Record Cell Efficiency Chart, “Record Cell Efficiency Chart,” 2014. . 
[9] The International Renewable Energy Agency (IRENA), “Solar PV crystalline 
silicon and thin-film module cost learning curve.” 2014. 
[10] G. Coletti, W. Sinke, and J. Bultman, “International Technology Roadmap for 
Photovoltaic ( ITRPV ) 2013 Results,” 2014. 
[11] et al. S. Taira, “Temperature properties of high-VOC HIT solar cells,” Proc. 
Renew. Energy, pp. 115–118, 2006. 
  65 
[12] W. W. P. Mulligan, D. D. H. Rose, M. J. M. Cudzinovic, D. M. De Ceuster, K. R. 
McIntosh, D. D. Smith, R. M. Swanson, and D. M. De Ceuster, “Manufacture of 
solar cells with 21% efficiency,” Proc. 19th EPVSEC, no. 408, pp. 3–6, 2004. 
[13] M. Green, High Efficiency Silicon Solar Cells. Trans Tech Publications, 1987. 
[14] J. Lushetsky, “The Prospect for $1/Watt Electricity from Solar,” Sol. Energy, 
2010. 
[15] M. Tanaka, M. Taguchi, T. Matsuyama, T. Sawada, S. Tsuda, S. Nakano, H. 
Hanafusa, and Y. Kuwano, “Development of new a-Si/c-Si heterojunction solar 
cells: ACJ-HIT (Artificially Constructed Junction-Heterojunction with Intrinsic 
Thin-layer),” Japanese J. Appl. Physics, Part 1 Regul. Pap. Short Notes Rev. Pap., 
vol. 31, no. 11, pp. 3518–3522, 1992. 
[16] M. Taguchi, A. Terakawa, E. Maruyama, and M. Tanaka, “Obtaining a higher voc 
in HIT cells,” Prog. Photovoltaics Res. Appl., vol. 13, no. 6, pp. 481–488, 2005. 
[17] “Panasonic HIT(R) Solar Cell Achieves World’s Highest Energy Conversion 
Efficiency of 25.6% at Research Level | Headquarters News | Panasonic 
Newsroom Global.” 
[18] S. De Wolf, A. Descoeudres, Z. C. Holman, and C. Ballif, “High-efficiency Silicon 
Heterojunction Solar Cells: A Review,” Green, vol. 0, no. 0, pp. 1–18, 2012. 
[19] K. Okuda, H. Okamoto, and Y. Hamakawa, “Amorphous Si/Polycrystalline Si 
Stacked Solar Cell Having More Than 12% Conversion Efficiency,” Jpn. J. Appl. 
Phys., vol. 22, no. Part 2, No. 9, pp. L605–L607, Sep. 1983. 
[20] C. Ballif, L. Barraud, A. Descoeudres, Z. C. Holman, S. Morel, and S. De Wolf, 
“A-Si:H/c-Si heterojunctions: A future mainstream technology for high-efficiency 
crystalline silicon solar cells?,” Conf. Rec. IEEE Photovolt. Spec. Conf., pp. 1705–
1709, 2012. 
[21] F. van Sark, Wilfried G. J. H. M., Korte, Lars, Roca, Physics and Technology of 
Amorphous-Crystalline Heterostructure Silicon Solar Cells. Springer-Verlag 
Berlin Heidelberg, 2012. 
  66 
[22] D. Macdonald and L. J. Geerligs, “Recombination activity of interstitial iron and 
other transition metal point defects in p- and n-type crystalline silicon,” Appl. 
Phys. Lett., vol. 85, no. 18, pp. 4061–4063, 2004. 
[23] J. Schmidt and A. Cuevas, “Electronic properties of light-induced recombination 
centers in boron-doped Czochralski silicon,” J. Appl. Phys., vol. 86, no. 6, p. 3175, 
1999. 
[24] Y. Bai, J. E. Phillips, and A. M. Barnett, “The roles of electric fields and 
illumination levels in passivating the surface of silicon solar cells,” IEEE Trans. 
Electron Devices, vol. 45, no. 8, pp. 1784–1790, 1998. 
[25] S. . Myers, M. Seibt, and W. Schroeter, “Mechanisms of transition-metal gettering 
in silicon,” J. Appl. Phys., vol. 88, no. 7, pp. 3795–3819, 2000. 
[26] F. Duerinckx and J. Szlufcik, “Defect passivation of industrial multicrystalline 
solar cells based on PECVD silicon nitride,” Sol. Energy Mater. Sol. Cells, vol. 72, 
no. 1–4, pp. 231–246, 2002. 
[27] W. Kern and J. E. Soc, “The Evolution of Silicon Wafer Cleaning Technology,” J. 
Electrochem. Soc., vol. 137, no. 6, pp. 1887–1892, 1990. 
[28] J. I. Pankove and M. L. Tarng, “Amorphous silicon as a passivant for crystalline 
silicon,” Appl. Phys. Lett., vol. 34, no. 2, pp. 156–157, 1979. 
[29] Y. Tsunomura, Y. Yoshimine, M. Taguchi, T. Baba, T. Kinoshita, H. Kanno, H. 
Sakata, E. Maruyama, and M. Tanaka, “Twenty-two percent efficiency HIT solar 
cell,” Sol. Energy Mater. Sol. Cells, vol. 93, no. 6–7, pp. 670–673, 2009. 
[30] S. De Wolf and M. Kondo, “Nature of doped a-Si:H/c-Si interface recombination,” 
J. Appl. Phys., vol. 105, no. 10, pp. 1–6, 2009. 
[31] H. Fujiwara and M. Kondo, “Effects of a-Si:H layer thicknesses on the 
performance of a-Si:H/c-Si heterojunction solar cells,” J. Appl. Phys., vol. 101, no. 
5, 2007. 
  67 
[32] N. Jensen, R. M. Hausner, R. B. Bergmann, J. H. Werner, and U. Rau, 
“Optimization and characterization of amorphous/crystalline silicon heterojunction 
solar cells,” Prog. Photovoltaics Res. Appl., vol. 10, no. 1, pp. 1–13, 2002. 
[33] Z. C. Holman, A. Descoeudres, L. Barraud, F. Z. Fernandez, J. P. Seif, S. De Wolf, 
and C. Ballif, “Current Losses at the Front of Silion Heterojunction Solar Cells,” 
IEEE J. Photovoltaics, vol. 2, no. 1, pp. 7–15, 2012. 
[34] E. Fortunato, D. Ginley, H. Hosono, and D. C. Paine, “Transparent Conducting 
Oxides for Photovoltaics,” MRS Bull., vol. 32, no. 03, pp. 242–247, Jan. 2007. 
[35] R. B. H. Tahar, T. Ban, Y. Ohya, and Y. Takahashi, “Tin doped indium oxide thin 
films: Electrical properties,” J. Appl. Phys., vol. 83, no. 5, pp. 2631–2645, 1998. 
[36] W. R. Fahrner, Amorphous Silicon/Crystalline Silicon Heterojunction Solar Cells. 
SpringerBriefs in Applied Sciences and Technology, 2013. 
[37] A. Cuevas and D. Macdonald, “Measuring and interpreting the lifetime of silicon 
wafers,” Sol. Energy, vol. 76, no. 1–3, pp. 255–262, 2004. 
[38] A. Cuevas, T. Allen, J. Bullock, Y. Wan, D. Yan, and X. Zhang, “Skin care for 
healthy solar cells From surface passivation to passivating contacts Essential 
ingredients of a solar cell absorber region,” no. June, 2015. 
[39] M. Mews, T. F. Schulze, N. Mingirulli, and L. Korte, “Hydrogen plasma 
treatments for passivation of amorphous-crystalline silicon-heterojunctions on 
surfaces promoting epitaxy,” Appl. Phys. Lett., vol. 102, no. 12, pp. 2011–2015, 
2013. 
[40] A. Andre, H. Stanislau, M. Tanmay, and S. G. Bowden, “Silicon solar cell with 
open circuit voltage exceeding 760 mV (in preparation to be submitted),” Appl. 
Phys. Lett.  
 
 
